B.E. Electronics and Communication Engineering | E.G.S. Pillay Engineering College (Autonomous) | Regulations2019 Approved in IV Academic Council Meeting Held on25.05.2019

E.G.S. PILLAY ENGINEERING COLLEGE(Autonomous)

Approved by AICTE, New Delhi | Affiliated to Anna University, Chennai |

Accredited by NAAC with 'A'Grade |Accredited by NBA (CIVIL, CSE, ECE, EEE, IT, MECH)

NAGAPATTINAM - 611 002



B.E. ELECTRONICS AND COMMUNICATION ENGINEERING <u>FullTimeCurriculum And Syllabus</u>

Second Year - 7	Third Semester
-----------------	-----------------------

		-		n	G	Maximum Marks			
Course Code	Course Name	L	T	Р	C	CA	ES	Total	
Theory Course									
1901MA301	Engineering Mathematics III (Linear Algebra and Vector Calculus)	3	1	0	4	40	60	100	
1902EC301	Electronic Devices	3	0	0	3	40	60	100	
1902EC302	Circuits and Networks	2	1	0	3	40	60	100	
1902EC303	Digital Electronics	2	1	0	3	40	60	100	
1901EC304	Biology for Engineers	3	0	0	3	40	60	100	
1902CS306	Object Oriented Programming and Data Structures	3	0	0	3	40	60	100	
Laboratory Course									
1902EC351	Devices and Circuits Laboratory	0	0	2	1	50	50	100	
1902EC352	Digital Electronics Laboratory	0	0	2	1	50	50	100	
1902CS354	Object Oriented Programming and Data Structures Laboratory	0	0	2	1	50	50	100	
1904GE351	Life Skills: Verbal Ability	0	0	2	1	100	0	100	
Total		18	3	6	23	590	510	1100	
Audit Course									
1901MCX02	Constitution of India	2	0	0	0	0	-	0	

L-Lecture|T-Tutorial|P-Practical|C-Credit|CA -ContinuousAssessment| ES-EndSemester

Р С **ENGINEERING MATHEMATICS III (LINEAR** L Т ALGEBRA AND VECTOR CALCULUS) 3 1 0

MODULE I VECTOR SPACES

1901MA301

Vector spaces – Subspaces – Linear combinations and system of Linear equations – Linear independence and Linear dependence – Bases and Dimensions

MODULE II LINEAR TRANSFORMATIONS

Linear combination system of linear equation – algebra of transformation – Linear transformation of matrices – Linear functional – transpose of linear transformation

MODULE III FOURIER SERIES

Dirichlet's conditions - General Fourier series - Odd and even functions - Half range sine series - Half range cosine series -Parseval's identity – Harmonic analysis.

MODULE IV FOURIER TRANSFORMS

Statement of Fourier integral theorem - Fourier transform pair - Fourier sine and cosine transforms - Properties - Transforms of simple functions - Convolution theorem - Parseval's identity

MODULEV **Z – TRANSFORMS AND DIFFERENCE EQUATIONS**

Z - transforms – Elementary properties – Inverse Z – transform (using partial fraction and residues) – Convolution theorem – Formation of difference equations – Solution of difference equations using Z – transform.

REFERENCES:

- 1. Friedberg, A.H., Insel, A.J. and Spence, L., -Linear Algebral, Prentice Hall of India, New Delhi, 2004.
- 2. Veerarajan. T., "Transforms and Partial Differential Equations", Second reprint, Tata McGraw Hill Education Pvt. Ltd., New Delhi. 2012
- 3. Kumaresan, S., —Linear Algebra A geometric approach, Prentice Hall of India, New Delhi, Reprint, 2010.
- 4. Grewal. B.S., "Higher Engineering Mathematics", 42nd Edition, Khanna Publishers, Delhi, 2012.
- Bali.N.P and Manish Goyal, "A Textbook of Engineering Mathematics", 7th Edition, Laxmi Publications Pvt Ltd , 2007 5.
- Ramana.B.V., "Higher Engineering Mathematics", Tata Mc-GrawHill Publishing Company Limited, New Delhi, 2008. 6.
- Narayanan.S.,ManicavachagomPillay.T.K and Ramanaiah.G "Advanced Mathematics for Engineering Students" Vol. II 7. & III, S.Viswanathan Publishers Pvt Ltd. 1998.
- 8. www.nptelvideos.in/2012/11/mathematics-iii.html

12 Hours

12 Hours

4

12 Hours

12 Hours

12 Hours

TOTAL: 60 HOURS

Т Р 1902EC301 **ELECTRON DEVICES** L 3 0 0

MODULE I SEMICONDUCTOR DIODE

PN junction diode, Current equations, Diffusion and drift current densities, forward and reverse bias characteristics, Switching Characteristics.

MODULE II BIPOLAR JUNCTION TRANSISTOR

NPN - PNP – Junctions - Early effect - Current equations – Input and Output characteristics of CE, CB, CC - Hybrid - π model - h-parameter model, Ebers Moll Model- Gummel Poon-model, Multi Emitter transistor.

MODULE III FIELD EFFECT TRANSISTORS

JFETs - Drain and Transfer characteristics - Current equations - Pinch off voltage and its significance - MOSFET -Characteristics - Threshold voltage - Channel length modulation, D-MOSFET, E-MOSFET- Current equation - Equivalent circuit model and its parameters, FINFET, DUAL GATE MOSFET.

MODULE IV SPECIAL SEMICONDUCTOR DEVICES,

Metal-Semiconductor Junction- MESFET, Schottky barrier diode - Zener diode - Varactor diode Tunnel diode- Gallium Arsenide device, LASER diode, LDR.

POWER DEVICES AND DISPLAY DEVICES

UJT, SCR, Diac, Triac, Power BJT, LED, Photo diode, Photo transistor, Opto Coupler, Solar cell, LCD, CCD.

MODULE V RECTIFIERS & POWER SUPPLIES

Full-wave: Centre tapped and bridge rectifiers with resistive load -Analysis for V_{dc} and ripple voltage with C, C-L, L-C and C-L-C filters. Clippers and clampers. Zener diode regulator - Transistor voltage regulators: Series and shunt regulators -Switched mode power supply

TEXT BOOKS:

1. Salivahanan .S and Sureshkumar .N, -Electronic Devices & Circuits, 3rd Edition, Tata McGraw-Hill, New Delhi, 2011, ISBN: 9781259006418

References:

1. Jacob Millman, Christos C. Halkias-Electronic Devices and Circuits, 3rdEdition, McGraw Hill Education (India) Private Limited, 2010, ISBN :9780070700215

2.Allen Mottershead, -Electronic Devices and Circuits-An Introduction, 1stEdition, PHI, New Delhi, 1990, ISBN : 9788120301245.

3. Electronic Devices and Circuits Theory, Boylsted, Prentice Hall Publications.

4. https://www.youtube.com/watch?v=oqOG6XErA18

5. https://www.youtube.com/watch?v=Kp-iS6NHsB8&list=PLF178600D851B098F

9 Hours

С

3

9 Hours

9 Hours

Total:

9 Hours

9 Hours

45 Hours

Page 4 of 12

B.E. Electronics and Communication Engineering | E.G.S. Pillay Engineering College (Autonomous) | Regulations2019 Approved in IV Academic Council Meeting Held on25.05.2019

1902EC302CIRCUITS AND NETWORKSLTP210

MODULE I BASIC ELECTRIC CIRCUITS

Basic of electric circuits, Ohms law- Thevenintheorem-Norton theorem-Maximum power transfer theorem- KCL and KVL, Nodal analysis and Mesh analysis with dependent and independent Current & Voltage Sources, Analysis of ladder and lattice networks - Tuned circuits

MODULE II RLC CIRCUITS

Voltage current relationship of Capacitor- Inductor- Resistor, First order RL,RC circuits- Laplace transformation-S domain-Source free and step response of RL-RC-Tank Circuit, Second order RLC- Source free and step response of RLC serial & parallel

MODULE III AC POWER ANALYSIS

Sinusoidal waves- Phasor-Impedance and Admittance in AC-Phasor based circuit analysis-Power and Energy calculation, Self-inductance – Mutual Inductance- Ideal transformers, Frequency response and resonance

MODULE IV TWO PORT NETWORK

Network functions - Poles and Zeros of network functions - Complex frequency - Two port parameters Z,Y,H and ABCD - Scaling network functions - Interrelationships between the parameters-T and π equivalent circuits- Bridged networks-Coupled circuits as two port network

MODULE V NETWORKS AND GRAPHS

Loop Impedance and Node Admittance Matrices, Duality in Electrical Networks, Network graph-Tie set-Cut set-Duality

References:

- 1. David A Bell "Electric Circuits, (7thEdition, 2011)". Oxford press.
- 2. Franklin F.Kuo, "Network Analysis and Synthesis (5th Edition ,2012)" Wiley International;2010
- 3. A.V.Bakshi, U.A.Bakshi "Circuit Theory" (First edition, 2009), Technical Publications
- 4. A Nagoorkani "Circuit theory" (Third Edition 2016) Mcgraw hill education
- 5. S. Salivahanan, N.Suresh Kumar, Electronic devices and ciruits (Second edition, 2011), Mcgraw hill Education
- 6. M.E.VanValkenberg, "Introduction to Modern Network Synthesis", Wiley Eastern.

T P C 1 0 3 9+3=12 Hours

9+3=12 Hours

9+3=12Hours

9+3=12 Hours

9+3=12Hours

45+15 =60 Hours

Total:

B.E. Electronics and Communication Engineering | E.G.S. Pillay Engineering College (Autonomous) | Regulations2019 Approved in IV Academic Council Meeting Held on 25.05.2019 **DIGITAL ELECTRONICS** L Т Р С

2

1

0

MODULE I BOOLEAN ALGEBRAANDLOGICGATES

Boolean Algebra: Boolean expression - Minimization of Boolean expressions-Minterm-Maxterm-Sum of Products (SOP)-ProductofSums (POS)- Karnaugh map Minimization(2,3,4,5 Variables) -Quine- McCluskeymethod of minimization.

MODULE II COMBINATIONAL LOGICS

1902EC303

Introduction – Designprocedure– Adders & subtractor (Halfadder, Full Adder, Half subtractor, Full subtractor FastAdders, SerialAdder/Subtractor,BCDadder)-BinaryMultiplier/Divider-Multiplexer/Demultiplexer-decoder/encoderparitygenerators/checker-codeconverters -MagnitudeComparator

MODULE III SEQUENTIAL LOGICS

Latches, Flipflops, SR,JK,D,T,Edgetriggering,LevelTriggering-Design of Synchronouscounters, SynchronousUp/Downcounters, Programmablecounters, Modulo-ncounter-Registers, Universalshift registers-AsynchronousRippleorserial counter, AsynchronousUp/Downcounter -StateMachines-ProblemsinAsynchronousCircuits

MODULE IV **PROGRAMMABLE LOGIC DEVICES**

Classificationofmemories(RAM,ROM,PROM,EPROM,EEPROM)-ProgrammableLogicDevices Implementation of combinational logiccircuitsusing ROM, PLA, PAL

MODULE V 8085 MICROPROCESSOR

Evolution Of Microprocessors - 8-Bit Processor - 8085 Architecture, Register Organization, Instruction Sets, Timing Diagram, Addressing Modes, Interrupts, Interrupt Service Routines- Assembly Language Programming Using 8085.

	Total:	(45+15) 60 Hours
Refere	nces:	
1.	Ronald J. Tocci, Neal S. Widmer & Gregory L. Moss, "Digital Systems: Principles a	and Applications", 10 th
	Edition, Pearson Prentice Hall, 2007	
2.	M.MorrisMano, "DigitalDesign", 4 th Edition, PrenticeHallofIndiaPvt.Ltd., 2008/Pearson	Education
	(Singapore)Pvt.Ltd., NewDelhi,2003	

- 3. Ramesh Gaonkar "Microprocessor Architecture, Programming, and Applications with the 8085"- 5th edition Penram International Publishing-2000.
- 4. John F.Wakerly, "DigitalDesign", FourthEdition, Pearson/PHI, 2008
- 5. John.MYarbrough, "Digital Logic Applications and Design", Thomson Learning, 2006

E-References

- 1. https://www.coursera.org/learn/digital-systems (Digital Systems: From Logic Gates to Processors from barcelona autonomous university)
- 2. Electronics-Digital Circuit Design-Udemy
- 3. https://nptel.ac.in/courses/117106086/ (Digital Circuits and Systems by IITM)

(6+2) 8 Hours

(9+3) 12 Hours

(12+4) 16 Hours

3

(9+3) 12Hours

(PLA,PAL,FPGA)-

(9+3) 12 Hours

1901EC304 BIOLOGY FOR ENGINEERS L T P C 3 0 0 3

MODULE I Life (Introduction to cells)

Biomolecules: Carbohydrates, Proteins, Nucleic Acids, Lipids, Enzymes. Cell structure and composition; The central dogma in molecular biology; Darwinian evolution; Molecular perspective and classification; Phylogenetic trees; Study of inter-and intra-species relationships; Microorganisms and Infectious Diseases

MODULE II Life Processes (Functioning of Human Systems)

Muscular System; Nervous System; Special Senses; Sensory organs (eye, ear, smell, taste, touch); Cardiovascular System; Respiratory System; Renal System; Immune System; Endocrine System; Cancer and Life style diseases; Stem cells

MODULE III Biochips

Biochips -Introduction to Biochips, Its features, types and components. Advantages and Disadvantages, Applications of Biochips.Human-organs-on-chips; Applications; Challenges; Future scopes

MODULE IV Bioelectronics

Overview of bioelectronics – Electron Transfer through proteins – Electrochemical DNA Sensors – Interfacing Biological molecules with Group IV Semiconductors for Bioelectronics sensing – DNA Templated Electronics – Neuron semiconductor Interface - Medical applications of bioelectronics: ECG, EEG, etc.

MODULE V Bio-Sensors

Introduction – Basic Principle of Biosensor – Components of Biosensor: Bioreceptors : Enzyme bioreceptors, Antibody bioreceptors, Nucleic acid bioreceptors, Aptasensors, Microbial biosensors – Classification of biosensors based on transducers – Piezoelectric biosensors – Non-invasive biosensors – Electrochemical Biosensors – Biosensor electrode fabrication technique – Biomedical Applications

45 Hours

Further Reading:

Bio medical Instrumentation

References:

- Biology for Engineers, Rajiv Singal, CBS Publishers and Distributors Pvt Ltd; First Edition edition (4 June 2019).
- 2. Biology for Engineers, Wiley Editorial, Wiley (2018).
- Biosensors: An Introductory Textbook, Jagriti Narang, C.S. Pundir, Jenny Stanford Publishing; 1 edition (11 April 2017)
- 4. Biochips: Technology and Applications, Wan-Li Xing , Jing Cheng, Springer; 2003 edition (11 July 2003)
- 5. Biosensors and Bioelectronics, Chandran Karunakaran Kalpana Bhargava Robson Benjamin, Elsevier publications book series

7 Hours ar System;

8 Hours

10 Hours

10 Hours

10 Hours

Total:

Page 7 of 12

1902CS306 OBJECT ORIENTED PROGRAMMING AND DATA STRUCTURES L T P

MODULE I OBJECT ORIENTED PROGRAMMING

MODULE II FUNCTIONS& CONSTRUCTORS

Functions - Passing Data to Functions - Scope and Visibility of variables in Functions - Dynamic Binding - data members - member functions - this Pointer - Friend Functions - Friend Classes - Constructors and Destructors.

MODULE III LINEAR DATA STRUCTURES

Abstract Data Types (ADTs) – List ADT – array-based implementation – linked list implementation — singly linked lists –Polynomial Manipulation - Stack ADT – Queue ADT - Evaluating arithmetic expressions

MODULE IV NON-LINEAR DATA STRUCTURES

Trees – Binary Tree-Binary search trees - Tree traversal -Expression manipulation -Symbol table construction - AVL trees: Rotation, Insertion, Deletion, – Red black tree – Graph and its representations – Graph Traversals – Representation of Graphs – Breadth-first search – Depth-first search - Connected components.

MODULE V SORTING AND SEARCHING

Sorting Techniques-Selection, Bubble, Insertion, Merge, Heap, Quick, and Radix sort -Address calculation - Linear search -Binary search -Hash table methods.

References:

- 1. Deitel and Deitel, "C++, How To Program", Seventh Edition, Pearson Education, 2013.
- 2. Mark Allen Weiss, "Data Structures and Algorithm Analysis in C++", Fourth Edition, Addison-Wesley, 2013.

Total:

- 3. Bhushan Trivedi, "Programming with ANSI C++, A Step-By-Step approach", Oxford University Press, 2010.
- Goodrich, Michael T., Roberto Tamassia, David Mount, "Data Structures and Algorithms in C++", 7th Edition, Wiley. 2016.
- 5. Thomas H. Cormen, Charles E. Leiserson, Ronald L. Rivest and Clifford Stein, "Introduction to Algorithms", Third Edition, Mc Graw Hill, 2009.
- 6. Bjarne Stroustrup, "The C++ Programming Language", 3rd Edition, Pearson Education, 2007.
- Ellis Horowitz, Sartaj Sahni and Dinesh Mehta, "Fundamentals of Data Structures in C++", Galgotia Publications, 2007.

9Hours

С

3

3

0

0

9Hours

9 Hours

9 Hours

9 Hours

45 Hours

1902EC351	DEVICES AND CIRCUITS LABORATORY	L	Т	Р	С
		0	0	2	1
List of Experiments:					
1. Characteristics of PN Jun	ction Diode and Zener diode				
2. Characteristic of Rectifie	rs, clippers and clampers				
3. Characteristics of BJT (co	ommon emitter configuration) and determination of h para	ameters			
4. Characteristics of JFET a	nd MOSFET				
5. Characteristics of SCR ar	nd UJT				
6.Characteristics of TRIAC					
7. Verification of Ohm's La	aw and Kirchoff's Laws.				
8. Verification of Thevenin	's and Norton's Theorem.				
9. Verification of Superposi	tion Theorem, Maximum Power Transfer Theorem				
10.Simulation of Transient	Response of RL and RC circuits using PSPICE				
Mini Project					
• Design of Power s	upply.				
Design of Regulators using zener diode.					
		Total:	45	5 Hours	

1902EC352

DIGITAL ELECTRONICS LABORATORY

List of Experiments:

- 1. Study and Verification of Boolean Theorems using basic gates
- 2. Design, Simulate and implementation of 4 bit code converters using logic gates
- 3. Design, Simulate and implementation of 4 bit binary Adder/ Subtractor and BCD adder
- 4. Design, Simulate and implementation of 4:1 Multiplexer and De-multiplexer using logic gates
- 5. Design, Simulateand implementation of 4 to 2 encoderand decoderusinglogic gates
- 6. Design, Simulateand implementation of 4 bit parity generator and checker
- 7. Design, Simulate and implementation of 2 bit Magnitude Comparator
- 8. Constructionand verification of 4 bit synchronousup/down counterandMod-9/Mod-14Ripple counters(Both simulation and implementation)
- 9. Simulation and ImplementationofSISO, SIPO, PISO and PIPO shift registersusing Flip- flops
- 10. Simulation of 4 bit multiplier and Random number generator using HDL

Additional Experiments:

- 1. Design and Implementation of seven segment display using basic logic gates
- 2. Simulation of 4 bit parallel divider and state machine problems

References:

- Ronald J. Tocci, Neal S. Widmer & Gregory L. Moss, "Digital Systems: Principles and Applications", 10th Edition, Pearson Prentice Hall, 2007
- 2. M.MorrisMano, "DigitalDesign", 4thEdition, PrenticeHallofIndiaPvt.Ltd., 2008/Pearson Education (Singapore)Pvt.Ltd., NewDelhi, 2003
- 3. Joseph Cavanagh, "Verilog HDL: Digital Design and Modeling", Taylor & Francis, 2007
- 4. John F.Wakerly, "DigitalDesign", FourthEdition, Pearson/PHI, 2008
- 5. John.MYarbrough, "Digital Logic Applications and Design", Thomson Learning, 2006

Page 9 of 12

L T P C 0 0 2 1

Total: 45 Hours

B.E. Electronics and Communication Engineering | E.G.S. Pillay Engineering College (Autonomous) | Regulations2019 Approved in IV Academic Council Meeting Held on25.05.2019

1902CS354

OBJECT ORIENTED PROGRAMMING AND DATA L T P C STRUCTURES LABORATORY

0 0 4 2

List of Experiments:

- 1. Basic Programs for C++ Concepts
- 2. Array implementation of List Abstract Data Type (ADT)
- 3. Linked list implementation of List ADT
- 4. Cursor implementation of List ADT
- 5. Stack ADT Array and linked list implementations
- 6. Implementation of Stack ADT (by using files (i) and implementing file (iii))
- 7. Implement another Stack Application using array and linked list implementations of Stack ADT (by implementing files (iv) and using file (ii), and then by using files (iii) and (iv)
- 8. Queue ADT Array and linked list implementations
- 9. Search Tree ADT Binary Search Tree
- 10. Implement an interesting application as separate source files and using any of the searchable ADT files developed earlier. Replace the ADT file alone with other appropriate ADT files. Compare the performance.

Total: 45 Hours

Additional Experiments:

- 1. Hash table implementation
- 2. Graph traversals

References:

- 1. F.RichardGilberg, A.Behrouz. Forouzan, Data Structures, A Pseudocode Approach with C. Thomson, 2007.
- 2. M. A. Weiss, Data Structures and Algorithm Analysis in C, Pearson Education, 2009.
- 3. Y.Langsam, M. J.Augenstein and A. M.Tenenbaum, Data Structures using C, Pearson Education, 2004.
- 4. A. M.AhoHopcroft and J.D. Ullman, Data Structures and Algorithms, Pearson education, 2000.

B.E. Electronics and Communication Engineering | E.G.S. Pillay Engineering College (Autonomous) | Regulations2019 Approved in IV Academic Council Meeting Held on25.05.2019

LIFE SKILLS: VERBAL ABILITY		L	Т	Р	С	
			2	0	0	1
MODULE I VOCABULARY USAGE					6]	Hours
Introduction - Synonyms and Antonyms b	ased on Technical terms - Si	ngle word Substitution -	News	spaper	, Aud	io and
video listening activity.						
MODULE II COMPREHENSION ABI	LITY				6]	Hours
Skimming and Scanning – Social Science	bassages – Business and Econo	omics passages – latest po	litical	and c	urrent	event
based passages - Theme detection - Derivin	g conclusion from passages					
MODULE III BASIC GRAMMAR	AND ERROR DETECTION	J			6]	Hours
Parallelism – Redundancy – Ambiguity –	Concord - Common Errors – S	Spotting Errors – Sentenc	e imp	rovem	ent –	Error
Detection FAQ in Competitive exams.						
MODULE IV REARRANGEMEN	T AND GENERAL USAGE	1			6]	Hours
Jumble Sentences - Cloze Test - Idioms and	Phrases – Active and passive	voice - Spelling test.				
MODULE V APPLICATION OF VER	BAL ABILITY				6]	Hours
Business Writing - Business Vocabulary	- Delivering Good / Bad New	ws - Media Communication	on - F	Email	Etique	ette –
Report Writing - Proposal writing - Essay	writing– Indexing –Market su	rveying.				
		Total:			30	Hours
References:					201	

1. Arun Sharma and Meenakshi Upadhyav, How to Prepare for Verbal Ability and Reading Comprehension for CAT, McGrawHill Publication, Seventh Edition 2017

- 2. R S Aggarwal and Vikas Aggarwal, Quick Learning Objective General English, S.Chand Publishing House, 2017
- 3. Dr.K.Alex , Soft Skills, S.Chand Publishing House, Third Revise Edition, 2014
- Raymond Murphy, Essential English Grammar in Use, Cambridge University press, New Delhi, Third Edition, 2007

Union Government - Structures of the Union Government and Functions - President- Vice President- Prime Minister -Cabinet - Parliament - Supreme Court of India - Judiciary view.

State Government-Structure and Functions - Governor - Chief minister-Cabinet-State Legislature- Judicial System in States -High Courts and other sub ordinate Courts.

MODULE IV CONSTITUTION FUNCTIONS

Indian Federal System -Center -State Relations- Constitutional Amendments - Constitutional Functionaries - Assessment of working of Parliamentary System in India.

MODULE V INDIAN SOCIETY

Society: Nature, Meaning and definition; India Political Structure; Caste, Religion, Languages in India; Constitutional Remedies for citizens-Parties and Pressure Groups; Right of Women, Children and Scheduled Castes and Scheduled Tribes and other Weaker Sections

References:

1. Durga Das Baslli 'Introduction to the Constitution of India " Prentice Hall of India, New Delhi.

- 2. R.C.Agarwal, (1997) 'Indian Political System', S.Chand and Company, New Delhi.
- 3. Maciver and Page, Society: An Introduction Analysis " Mac Milan India Ltd., New Delhi.
- 4. K.L.Sharma, (1997) 'Social Stratification in India: Issues and Themes', Jawaharlal NehruUniversity, New Delhi.

CONSTITUTION OF INDIA

MODULE I **INTRODUCTION**

1901MCX02

Historical Background - Constituent Assembly of India - Philosophical foundations of the Indian Constitution -Preamble - Fundamental Rights -Directive Principles of State Policy - Fundamental Duties - Citizenship -Constitutional Remedies for citizens.

MODULE II STRUCTURE AND FUNCTION OF CENTRAL GOVERNMENT

6 Hours

MODULE III STRUCTURE AND FUNCTION OF STATE GOVERNMENT

6 Hours

30 Hours

6 Hours

С

0

6 Hours

L

1

Т

0

Р

0

6 Hours

Total: